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This paper offers a detailed analysis of the non-
dissipative snubbers for the hard-switched two-inductor 
boost converter fed from a sinusoidally modulated two-
phase synchronous buck converter. The state analyses 
and the theoretical waveforms are provided for the three 
active operation modes of the snubber circuit. The set of 
border conditions in terms of the buck stage duty ratio 
for each operation mode is explicitly established. The 
experimental waveforms are also provided to validate 
the theoretical analysis. 
1. INTRODUCTION 
The two-inductor boost converter is an attractive 
candidate in the application where a high voltage gain is 
required [1]. However, the resonance between the 
transformer leakage inductance and the MOSFET output 
capacitance at the MOSFET turn-off causes the voltage 
overshoot across the MOSFETs. In order to reduce the 
MOSFET voltage stress and utilize MOSFETs with low 
voltage ratings, voltage clamping or snubber circuits 
must be used. One non-dissipative snubber circuit has 
been previously proposed for the two-inductor boost 

















Figure 1: Non-Dissipative Snubbers Proposed in [1] 
The current fed two-inductor boost converter employs a 
variation of the snubber circuit shown in Figure 1 [2]. 
This paper makes a thorough investigation of the 
proposed snubber circuit. Four operation modes of the 
snubber circuit are identified and the ranges of the buck 
stage duty ratios for the individual operation modes are 
explicitly established. Detailed state analyses of the 
snubber circuit for the three active modes are provided. 
The experimental results of one design example are 
given at the end of the paper to verify the theoretical 
analysis. 
2. NON-DISSIPATIVE SNUBBERS 
The non-dissipative snubbers are the desirable solutions 
in reducing the voltage or current stress in the switching 
devices as they are able to recover the switching energy 
to the converter input or output and do not require 
additional control circuit [3], [4]. The converter shown 
in Figure 1 employs two sets of snubber circuits, each 
including one inductor, one capacitor and two diodes. 
The snubber diode Dsr1 or Dsr2 is only forward biased 
between the instant when the MOSFET Q1 or Q2 turns 
on and the instant when the current in the snubber 
inductor Lsr1 or Lsr2 reaches zero. If the current in the 
snubber inductor on one side reaches zero before the 
MOSFET on the other side turns on, the snubber 
inductor can be shared by the snubber circuits for both 
MOSFETs and only one snubber inductor is required. 
Figure 2 shows the current fed two-inductor boost 
converter with the non-dissipative snubbers using only 
one snubber inductor [2]. Space-saving is possible as the 
inductors are generally the biggest in size among the 






















Figure 2: Current fed two-inductor boost converter 
3. STATE ANALYSES 
The two-inductor boost cell in Figure 2 is fed from a 
sinusoidally modulated two-phase synchronous buck 
converter and the average input voltage and current 
follow the rectified sinusoidal waveforms. Therefore, 
variable peak MOSFET voltages exist in the converter 
without the snubber. The snubber circuit is only required 
to be active when the buck stage duty ratio is relatively 
high. This avoids the energy circulation and the 
conduction power loss due to the parasitic components 
in the snubber circuit under low buck stage duty ratios, 
under which the peak MOSFET voltages are naturally 
within the desired voltage level. The snubber circuit is 































Figure 3: Equivalent snubber circuit 
In Figure 3, the current source i0 models the inductor L1 
or L2. The MOSFET Q3 or Q4 output capacitance is 
ossQossQoss CCC == 4,3, . The snubber capacitance is 
. The transformer Tsss CCC == 21 2 leakage inductance 
is Lle. The voltage source vd is the capacitor C1 or C2 
voltage reflected to the transformer T2 primary and the 
diode D corresponds to the diodes in the voltage-doubler 
rectifier. The arrangement for vd and D in Figure 3 
assumes a positive current ile as illustrated and their 
polarities reverse when ile becomes negative. Coss,Q3 or 
Coss,Q4 can be neglected whenever Cs1 or Cs2 is actively 
involved in the operation as . Cosss CC >> oss,Q3 or Coss,Q4 
is also neglected when ile first reaches i0 or –i0 and 
damped oscillations happen between Lle and Coss,Q3 or 
Coss,Q4 due to the parasitic resistances in the circuit. 
It is established that the snubber circuit can operate in 
four modes under different vCs0, the initial snubber 
capacitor voltage before the MOSFET turns off. The 
snubber circuit returns the energy to the voltage source 
supply E only in Mode 1 and does not in Modes 2 and 3 
although it is active. The snubber circuit is not active in 
Mode 4. The state analyses of the individual operation 
modes are given first against vCs0 over one switching 
period starting from Q3 turn-off. The range of the buck 
stage MOSFET Q1 or Q2 duty ratio Dbuck for each 
operation mode will be determined in the due course. 
Before Q3 turns off at , Q0=t 3 and Q4 are both on. In 
each operation mode, the snubber capacitor voltage vCs1, 
the snubber inductor current iLsr, the transformer primary 
current ile, the MOSFET Q3 drain source voltage vQ3 and 
the snubber diode Ds1 anode voltage vs1 will be 
discussed. It is worth mentioning that before Q3 turns on 
later in the cycle, Lsr is not involved in the operation of 
the snubber circuit for Q3. Therefore, iLsr will not be 
included in the analyses of the states before Q3 turns on. 
Also when ile finally becomes negative after Q4 turns off, 
the polarities of vd and D will be reversed and Lle, D and 
vd will interact with the snubber circuit for Q4. 
Therefore, ile will not be included in the analyses of the 
states after Q3 turns on. 
3.1. MODE 1 
In Mode 1,  and the snubber circuit becomes 
active at the instant when Q
EvCs −=0
3 turns off. The snubber 
circuit moves through six states in one switching period, 










































































State (f)  
Figure 4: Six states in Mode 1 
• State (a) ( 10 tt ≤≤ ): This state starts when Q3 turns 
off at 0=t . The diode Ds1 is forward biased and the 
current source i0 linearly charges Cs1. The diodes D and 
Dsr1 are both reverse biased. The initial conditions are 
EvCs −=)0(1  and 0)0( =lei . The equations are: 
tCiEtv sCs )()( 01 +−=                       (1) 
0)( =tile                                  (2) 
tCitv sQ )()( 03 =                            (3) 
Etvs =)(1                                  (4) 
• State (b) ( 21 ttt ≤≤ ): This state starts when vQ3 
reaches vd at 01 iCvt sd= . Both of the diodes Ds1 and D 
are forward biased and Cs1 resonates with Lle. The diode 
Dsr1 remains reverse biased. The initial conditions are 
Evtv dCs −=)( 11  and . In this state, Equation 
(4) is valid. The other equations are: 
0)( 1 =tile
)(sin)( 11101 ttZiEvtv dCs −+−= ω              (5) 
)(cos)( 1100 ttiitile −−= ω                    (6) 
)(sin)( 11103 ttZivtv dQ −+= ω                 (7) 
where sle CLZ =1  is the characteristic impedance 
and s  is the characteristic angular 
resonant frequency of the resona
leCL11 =ω
nt tank. 
• State (c) ( 32 ttt ≤≤ ): This state starts when ile 
reaches i0 at )2( 112 ωπ+= tt . The diode Ds1 becomes 
reverse biased. The diode D remains forward biased and 
the current source i0 flows through Lle and vd. The diode 
Dsr1 is still reverse biased. The equations are: 
101 )( ZiEvtv dCs +−=                         (8) 
0)( itile =                                   (9) 
dQ vtv =)(3                               (10) 
101 )( ZiEtvs −=                           (11) 
• State (d) ( 43 ttt ≤≤ ): This state starts when Q3 
turns on at boostboost TDt )1(3 −= , where Dboost and Tboost 
are respectively the boost stage duty ratio and switching 
period. The diode Ds1 remains reverse biased. The diode 
Dsr1 becomes forward biased and Lsr resonates with Cs1. 
The initial conditions are 1031 )( ZiEvtv dCs +−=  and 
0)( 3 =tiLsr . The equations are: 
)(cos)()( 32101 ttZiEvtv dCs −+−= ω            (12) 
)(sin])([)( 32210 ttZZiEvti dLsr −+−= ω        (13) 
0)(3 =tvQ                                  (14) 
)(cos)()( 32101 ttZivEtv ds −−−= ω             (15) 
where ssr CLZ =2  is the characteristic impedance 
and ssr CL12 =ω  is the characteristic angular 
resonant frequency of the resonant tank. 
• State (e) ( 54 ttt ≤≤ ): This state starts when vCs1 
reaches –E at t4. The diode Ds1 becomes forward biased 
and the diode Dsr1 remains forward biased. The voltage 
source E linearly discharges Lsr and the energy in Lsr is 
returned to E. The initial conditions are EtvCs −=)( 41  
and )(sin])([)( 3422104 ttZZiEvti dLsr −+−= ω . In 
this state, Equations (4) and (14) are valid. The other 
equations are: 
EtvCs −=)(1                              (16) 
))(()()( 44 ttLEtiti srLsrLsr −−=             (17) 
• State (f) ( ): This state starts when i65 ttt ≤≤ Lsr 
reaches 0 at ELtitt srLsr )( 445 += . The snubber circuit 
will become active when Q3 turns off again at boostTt =6  
except that Lsr will be earlier involved in the operation of 
the snubber circuit for Q4 when Q4 turns on. 
3.2. MODE 2 
In Mode 2,  and the snubber circuit 
becomes active after Q
00 <<− CsvE
3 turns off but before vQ3 reaches 
vd. The snubber circuit moves through six states in one 











































































State (f)  
Figure 5: Six states in Mode 2 
• State (a) ( ): This state starts when Q10 tt ≤≤ 3 turns 
off at . The diode D0=t s1 is reverse biased and the 
current source i0 linearly charges Coss,Q3. The diodes D 
and Dsr1 are both reverse biased. The initial conditions 
are ,  and . In this 
state, Equation (2) is valid. The other equations are: 
0)0(3 =Qv 01 )0( CsCs vv = 0)0( =lei
01 )( CsCs vtv =                              (18) 
tCitv ossQ )()( 03 =                          (19) 
tCivtv ossCss )()( 001 +−=                    (20) 
• State (b) ( ): This state starts when v21 ttt ≤≤ s1 
reaches E at 001 )( iCvEt ossCs+=  and the snubber 
circuit operates in the same way as State (a) in Mode 1. 
The initial conditions are  and 011 )( CsCs vtv = 0)( 1 =tile . 
In this state, Equations (2) and (4) are valid. The other 
equations are: 
))(()( 1001 ttCivtv sCsCs −+=               (21) 
))(()( 1003 ttCivEtv sCsQ −++=            (22) 
• State (c) ( 32 ttt ≤≤ ): This state starts when vQ3 
reaches vd at 0012 )( iCvEvtt sCsd −−+=  and the 
snubber circuit operates in the same way as State (b) in 
Mode 1. The initial conditions are Evtv dCs −=)( 21  and 
0)( 2 =tile . In this state, Equation (4) is valid. The other 
equations are: 
)(sin)( 21101 ttZiEvtv dCs −+−= ω            (23) 
)(cos)( 2100 ttiitile −−= ω                   (24) 
)(sin)( 21103 ttZivtv dQ −+= ω                (25) 
• State (d) ( 43 ttt ≤≤ ): This state starts when ile 
reaches i0 at )2( 123 ωπ+= tt  and the snubber circuit 
operates in the same way as State (c) in Mode 1. In this 
state, Equations (8) to (11) are valid. 
• State (e) ( 54 ttt ≤≤ ): This state starts when Q3 
turns on at boostboost TDt )1(4 −=  and the snubber circuit 
operates in the same way as State (d) in Mode 1. The 
initial conditions are  and 1041 )( ZiEvtv dCs +−=
0)( 4 =tiLsr . In this state, Equation (14) is valid. The 
other equations are: 
)(cos)()( 42101 ttZiEvtv dCs −+−= ω          (26) 
)(sin])([)( 42210 ttZZiEvti dLsr −+−= ω      (27) 
)(cos)()( 42101 ttZivEtv ds −−−= ω           (28) 
• State (f) ( 65 ttt ≤≤ ): This state starts when iLsr 
reaches 0 at 245 ωπ+= tt  and the snubber circuit 
operates in the same way as State (f) in Mode 1. 
3.3. MODE  3 
In Mode 3, 00 <<− CsvE  but the absolute value of vCs0 
is so small that the snubber circuit is active after vQ3 
reaches vd. The snubber circuit moves through six states 















































































State (f)  
Figure 6: Six states in Mode 3 
• State (a) ( 10 tt ≤≤ ): This state starts when Q3 turns 
off at 0=t  and the snubber circuit operates in the same 
way as State (a) in Mode 2. In this state, Equations (2) 
and (18) to (20) are valid. 
• State (b) ( ): This state starts when v21 ttt ≤≤ Q3 
reaches vd at 01 iCvt ossd= . The diode D becomes 
forward biased and Coss,Q3 resonates with Lle. The diodes 
Ds1 and Dsr1 remain reverse biased. The initial conditions 
are ,  and . In this 
state, Equation (18) is valid. The other equations are: 
dQ vtv =)( 13 011 )( CsCs vtv = 0)( 1 =tile
 )(cos)( 1300 ttiitile −−= ω                  (29) 
 )(sin)( 13303 ttZivtv dQ −+= ω               (30) 
 )(sin)( 133001 ttZivvtv Csds −+−= ω           (31) 
where ossle CLZ =3  is the characteristic impedance 
and ossleCL13 =ω  is the characteristic angular 
resonant frequency of the resonant tank. 
• State (c) ( ): This state starts when v32 ttt ≤≤ s1 
reaches E at t2 and the snubber circuit operates in the 
same way as State (b) in Mode 1. The initial conditions 
are  and 021 )( CsCs vtv = )(cos)( 123002 ttiitile −−= ω . 
In this state, Equation (4) is valid. The other equations 
are: 








































     (34) 
• State (d) ( ): This state starts when i43 ttt ≤≤ le 
reaches i0 at t3 and the snubber circuit operates in the 
same way as State (c) in Mode 1. In this state, Equations 
(9) and (10) are valid. The other equations are: 
                          (35) )()( 311 tvtv CsCs =
 )()( 311 tvvtv Csds −=                       (36) 
• State (e) ( ): This state starts when Q54 ttt ≤≤ 3 turns 
on at  and the snubber circuit 
operates in the same way as State (d) in Mode 1. The 
initial conditions are  and 
. In this state, Equation (14) is valid. The 
other equations are: 
boostboost TDt )1(4 −=
)()( 3141 tvtv CsCs =
0)( 4 =tiLsr
 )(cos)()( 42311 tttvtv CsCs −= ω                (37) 
 )(sin])([)( 42231 ttZtvti CsLsr −= ω            (38) 
 )(cos)()( 42311 tttvtv Css −−= ω                (39) 
• State (f) ( ): This state starts when i65 ttt ≤≤ Lsr 
reaches 0 at 245 ωπ+= tt  and the snubber circuit 
operates in the same way as State (f) in Mode 1. 
3.4. MODE 4 
In Mode 4,  and the snubber circuit is not active 
in the converter. The diodes in the snubber circuit 
remain reverse biased at all times. 
00 =Csv
4. BORDER CONDITIONS 
The operation mode of the snubber circuit is intrinsically 
determined by Dbuck as Cs1 is charged to different voltage 
levels at the end of State (e) in each mode under 
different values of Dbuck. In order to find the border 
conditions in terms of Dbuck, the following two converter 
equations must be used, where Pavg is the converter 
average output power. 
)1( boostbuckd DEDv −=                    (40) 
EPDi avgbuck=0                         (41) 
In Mode 1, vCs1 must reach –E before iLsr reaches 0 in 
State (d). According to Equations (12) and (13), the 
border condition is: 
02 10 =−− ZivE d                        (42) 
Substituting Equations (40) and (41) to (42) and 
















buck            (43) 
Therefore the range of Dbuck for the snubber circuit to 
operate in Mode 1 is . If 1,buckbuck DD ≥ 1,buckbuck DD < , 
the snubber circuit starts to operate in Mode 2. It is also 
required that vs1 reaches E before vQ3 reaches vd in State 
(a) in this mode. According to Equations (19), (20) and 
(26), the lower border condition is: 
022 10 =−− ZivE d                        (44) 
Substituting Equations (40) and (41) to (44) and 
















buck            (45) 
Therefore the range of Dbuck for the snubber circuit to 
operate in Mode 2 is . If 1,2, buckbuckbuck DDD <≤
2,buckbuck DD < , the snubber circuit starts to operate in 
Mode 3. It is also required that vs1 reaches E in State (b) 
in this mode. It can be established that 00 =Csv  when 
the snubber circuit operates at the border between Modes 
3 and 4. According to Equation (31), the lower border 
condition is: 
EZivd =+ 30                           (46) 
Substituting Equations (40) and (41) to (46) and 
















buck           (47) 
Therefore the range of Dbuck for the snubber circuit to 
operate in Mode 3 is . If 2,3, buckbuckbuck DDD <<
3,buckbuck DD ≤ , the snubber circuit starts to operate in 
Mode 4, where the snubber circuit is not active in the 
converter operation. 
5. SNUBBER CIRCUIT DESIGN 
As the leakage inductance is determined by the design of 
the transformer T2, the peak switch voltage over a low 
frequency cycle decreases with a larger snubber 
capacitance according to Equation (7) while the range of 
Dbuck for Mode 1 increases with a smaller snubber 
capacitance according to Equation (43). The snubber 
capacitance is designed as 0.1 µF to obtain a reasonable 
peak switch voltage and range of Dbuck for Mode 1. Once 
the snubber capacitance is determined, the peak snubber 
inductor current over a low frequency cycle decreases 
with a larger snubber inductance according to Equation 
(13) while the duration of the non-zero snubber inductor 
current decreases with a smaller snubber inductance 
according to Equations (12), (17), (27) and (38). The 
snubber inductance is designed as 10 µH and the 
durations of the non-zero snubber inductor current are 
short enough to allow the sharing of one snubber 
inductor by the two snubber circuits for Q3 and Q4. 
The border conditions can be finally calculated as 
,  and 706.01, =buckD 396.02, =buckD 119.03, =buckD  
with the following parameters: 




• The two-inductor boost cell switching frequency 
 and duty ratio . kHzfboost 75= 55.0=boostD
• The transformer T2 leakage inductance 
HLle µ60.0=  and the MOSFET Q3 Infineon 
SPB80N06S2L-07 output capacitance . pFCoss 990=
Figures 7 to 9 respectively shows the theoretical 
waveforms of the three active operation modes when 
1=buckD ,  60.0=buckD  and . Mode 1 is 
characterized by the v
35.0=buckD
Q3 waveform with a small voltage 
slope at the turn-off due to the linear charging of the 
relatively large snubber capacitance. Mode 2 is 
characterized by the vQ3 waveform with an initial large 
voltage slope followed by a small voltage slope at the 
turn-off due to the linear charging of the much smaller 
MOSFET output capacitance first and then the larger 
snubber capacitance. Mode 3 is characterized by the vQ3 
waveform with large voltage slopes at the turn-off 
almost until vQ3 reaches its peak due to the linear 
charging of the MOSFET output capacitance first and 
the resonance between the MOSFET output capacitance 
and the transformer leakage inductance. Then the 
resonance between the snubber capacitance and the 
transformer leakage inductance only happens in a very 
short time before the transformer primary current 
reaches i0. 
6. EXPERIMENTAL WAVEFORMS 
The experimental waveforms of the snubber circuit 
operating in Modes 1, 2 and 3 are respectively shown in 
Figures 10 to 12. 
























































































Figure 7: Mode 1 theoretical  
waveforms 


















































































Figure 8: Mode 2 theoretical  
waveforms 






















































































Figure 10: Mode 1 experimental waveforms 
 
Figure 11: Mode 2 experimental waveforms 
 
Figure 12: Mode 3 experimental waveforms 
The key components used in the snubber circuit are: 
• Capacitors Cs1 and Cs2 – Kemet class X7R surface 
mount capacitor, FC µ1.0= , . VVdc 50=
• Inductor Lsr – Core type Siemens RM7 with 0.16 
mm air gap in the centre pole, ferrite grade Siemens 
N48, inductor winding  turns. 7=LN
• Diodes Ds1, Ds2, Dsr1 and Dsr2 – Fairchild SS26, 
AIF 0.2= , VVRRM 60= , . VVF 7.0=
From top to bottom, Figures 10 to 12 respectively shows 
the waveforms of vQ3, vs1 and iLsr. The buck stage duty 
ratios in Figures 10 and 12 are respectively around 
84.0=buckD , 57.0=buckD  and  and these 
are estimated by the individual instantaneous converter 
output voltages captured by the oscilloscope. The 
characteristics of the individual operation modes can be 
clearly observed although the buck duty ratio is not a 
constant under the consecutive high frequency cycles in 
the practical converter. Some differences between the 
theoretical and the experimental waveforms lie on the 
damped oscillations after v
38.0=buckD
Q3 reaches its peak due to the 
resonance between the MOSFET output capacitance and 
the transformer leakage inductance and as well on vd 
being not a constant due to the charging of the capacitors 
in the rectification stage of the boost cell. The 
experimental results show that the peak MOSFET 
voltage is limited to 55 V. This allows the MOSFETs 
with low on resistances to be used and enables the 100-
W converter to achieve 92% efficiency. 
7. CONCLUSIONS 
This paper analyses in detail the non-dissipative 
snubbers for the current fed two-inductor boost 
converter, which has a variable input voltage to the boost 
cell. The passive snubber circuit has a simple design and 
is capable of recovering the switching energy at high 
buck stage duty ratios. It is established that the snubber 
circuit is able to operate in three active and one inactive 
modes over one low frequency cycle. The state analyses 
are elaborated for the three active operation modes and 
the explicit border conditions for the individual 
operation modes are found. Both of the theoretical and 
the experimental waveforms are provided and the 
characteristics of the individual operation modes match 
well in the corresponding waveforms. 
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